This paper presents a physically based model for LDMOS transistors. The model advances the state-of-the-art by using a formulation applicable across a wide voltage range, by accounting for the distributed parasitic metal effects, and by properly modeling the bias dependence of parasitic capacitances. The model is implemented in Motorola's internal simulator MCSPICE.
Introduction
LDMOS (lateral double-diffused MOSFET) transistors have emerged as the preferred smartpower control devices, providing voltage blocking capability from low (~15V) to very high (-1000V) voltages [1, 2] . Proper design of smartpower ICs, requires accurate circuit level modeling of LDMOS. This work presents a new, physical, accurate LDMOS compact model, to address this need. Fig. 1 shows a 25V LDMOS cross section, from Motorola's SmarTMOS™ technology. Although this device is the main subject of the paper, the model presented has been used for very high voltage (700V) LDMOS where the NEPI is replaced by a deep diffused NWELL. In the sections following, each region of the device is discussed and the modeling presented. Temperature dependence, parasitic diodes and metal overlap capacitances arc not presented here.
Graded Channel
The difference between the PHV and NSD lateral diffusion fronts forms the bulk/channel region of the LDMOS. The two most relevant effects in LDMOS is the sharp peaking of the transconductance (g m ) at threshold and the increase of the gate-to-drain capacitance well below threshold (section 6). Previous LDMOS models assume uniform lateral channel and thus can not reproduce such effects [3] . In this work, the channel model is a physically based graded channel charge sheet model GCIM (Graded Channel IGFET Model) which is implemented in Motorola's simulator MCSPICE [4] . The basic principle of graded channel charge sheet models has been reported by Victory et. al. [5] . The channel is partitioned into regions of uniform doping. Current and charge expressions in each region are derived from charge sheet principles and given in their entirety by Joardar et. al. [6] .
Accumulation (poly overlap of NEPI)
In normal operation, positive gate bias attracts electrons to the surface, forming a highly conductive accumulation layer. The equation for the current is given by
where \i ac is the low field mobility, ® ac is the gate field mobility degradation factor, and Vjb is the fiatband voltage. The carrier mobility degradation due to lateral field velocity saturation effects is modeled by the square root term where E cr is the critical electric field for velocity saturation.
Drift Region
The NEPI provides a path for current flow l dr y under the gate poly in parallel with l ac and from the poly edge to the drain NSD through l dr2 -In both regions, the device behaves as a diffused nonlinear resistor [7] . The drift currents are modeled with the equation
where X jdr and y are the effective junction depth and built-in potential, p dr is the zerobias NEPI resitivity, a is a doping dependent factor, and E cr is the critical field for velocity saturation. The L and V dr are replaced by the respective region lengths and voltage drops. In NWELL, the depletion pinching effects dominate the nonlinearity, determined by the average junction potentials V b . For epitaxial devices, the N+ buried layer absorbs the depletion pinching and X , dr is much smaller than the metallurgical junction depth (see Fig.  1 ). Fig. 2 displays the model simulated playbacks against data for a device with W= 80nm, L c i, = 0.9um, L ac = 0.2u.m, and L dr = 1.2(xm. Good continuous agreement is attained for the drain current and conductances. The peak g m and the drift region saturation effects (quasisaturation) are modeled accurately.
Metal Resistance
Power LDMOS suffer from parasitic distributed metal resistance effects. Fig. 3 (a) shows a typical layout of an LDMOS, where the device scales with the W and n (number of gates). The width of the device along each gate is broken up into square cells of length L ccil . The cells are connected together by metal 1 to form stripes, which are then connected by metal 2. As the effective width increases, distributed metal resistance effects cause the device scaling to deviate significantly from a simple linear dependence of n x W . Distributed analysis yields the equations (3-4) for the metal 1 resistance in the drain, wnere rcell is the cell resistance, nscml and ndcml are the number of cells under source and drain metal 2 respectively, and rdl is the metal 1 resistance per cell.
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^ nscml + rd ^ rcell/ndcml • Analysis for the drain metal 2 resistance in the drain yields similar expressions. Fig. 3 (b) shows R DSon vs. total gate width for the 25V device, where metal resistance effects account for up to 30% of the total R DSon for lar S e devices. The gate to drain capacitance C GD is made up of two components: C GDG (associated with the graded channel) and C GD0 (results from the poly gate overlap of the NEPI). The C GD0 , given by
is derived from simple MOS capacitor principles, where W gd is the voltage dependent depletion region width under the oxide. Fig. 4 displays the measured and simulated C GD for a large LDMOS. For large negative V GD , C GD is given by the minimum C GDO . As V GD increases, C GD0 increases passing through flatband to the oxide capacitance. Around this transition, the lightly doped drain end of the channel begins to invert resulting in a rise in C GDC fr°m zer o. Once the device reaches threshold, the source now supplies charge to the channel and the C GDC reduces. Fig. 4 shows the three section simulated and measured C GD . Measured data above threshold is not shown due to measurement error. The simulated curve is not smooth like the data due to the partitioning of the channel into uniformly doped regions, however, the physical trends are modeled closely. 
Conclusion
This paper presents a new physically based LDMOS model, the first reported LDMOS model based on a charge-sheet analysis of the graded channel region. In addition, the nonlinear effects of the drift and accumulation regions and distributed metal resistance effects are physically modeled. The model has been implemented in MCSPICE and is currently in use at Motorola for simulation of SmarTMOS™ ICs.
